



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/675,529	09/29/2000	James F. Frye	1662-30200 (P99-2848)	1581

22879 7590 05/03/2004

HEWLETT PACKARD COMPANY
P O BOX 272400, 3404 E. HARMONY ROAD
INTELLECTUAL PROPERTY ADMINISTRATION
FORT COLLINS, CO 80527-2400

EXAMINER

KISS, ERIC B

ART UNIT

PAPER NUMBER

2122

DATE MAILED: 05/03/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.

09/675,529

Applicant(s)

FRYE ET AL.

Examiner

Eric B. Kiss

Art Unit

2122

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 12 November 2003.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 2-14 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☒ Claim(s) 13 and 14 is/are allowed.
- 6) ☒ Claim(s) 2-8 and 12 is/are rejected.
- 7) ☒ Claim(s) 9-11 is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 01 April 2002 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
 2. ☐ Certified copies of the priority documents have been received in Application No. _____.
 3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☐ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date _____
- 4) ☐ Interview Summary (PTO-413)
Paper No(s)/Mail Date _____
- 5) ☐ Notice of Informal Patent Application (PTO-152)
- 6) ☐ Other: _____

DETAILED ACTION

1. The reply filed November 12, 2003, has been received and entered. Claims 2-14 are pending.

Response to Amendment

2. Applicant's amendment to the specification appropriately addresses the objection to the drawings as detailed in the previous office action. Accordingly, this objection is withdrawn in view of Applicant's amendment.

3. Applicant's amendment to the abstract appropriately addresses the objection to the specification as detailed in the previous office action. Accordingly, this objection is withdrawn in view of Applicant's amendment.

Allowable Subject Matter

4. Claims 13 and 14 are allowed.
5. The indicated allowability of claims 2-12 is withdrawn in view of the newly discovered reference(s), rejections based on which follow.

Art Unit: 2122

6. Claims 9-11 are objected to as being dependent upon a rejected base claim (see the rejection of claim 8 below, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Claim Rejections - 35 USC § 102

7. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

8. Claims 2-8 and 12 are rejected under 35 U.S.C. 102(b) as being anticipated by “Plug and Play BIOS Specification,” 1994, Version 1.0 A (hereinafter *PnPBIOS*).

As per claim 2, *PnPBIOS* discloses a processor (inherent in executing the BIOS software); at least one input/output device coupled to said processor (a BIOS); a flashable ROM device coupled to said processor and containing a configuration table (see, for example, sections 2.1.1, 4.1, and 4.2); a non-volatile, non-flashable memory device coupled to said processor and containing an extension configuration table (Extended System Configuration Data stored in NVRAM; see, for example, subsection 4.7); wherein configuration information can be added to the computer system by storing such configuration information in the non-volatile, non-flashable memory device (see, for example, section 4.7); and wherein, upon executing a set-up routine to

Art Unit: 2122

configure the computer system for a newly installed device, said processor examined the flashable ROM device to determine whether configuration information pertaining to the newly installed device is present and, if not, said processor the examines the non-volatile, non-flashable memory device to determine whether the configuration information pertaining the newly installed device is present (*PnPBIOS* discloses a BIOS POST sequence in which constructs a resource map by first processing devices with statically allocated resources (see, for example, section 2.5, enumerated step 3 on pages 13-14) and subsequently performing any appropriate dynamic resource allocations (see, for example, section 2.5, enumerated step 7 on page 15)).

As per claim 3, *PnPBIOS* further discloses the non-volatile, non-flashable memory device comprising a non-volatile RAM device (see, for example, section 4.7).

As per claims 4-7, *PnPBIOS* further discloses the configuration tables containing option identifiers/board identifiers and corresponding configuration data (see, for example, sections 4.1, 4.2, and 4.7).

As per claim 8, *PnPBIOS* discloses adding a device to a computer (see, for example, section 4.7); first searching a ROM memory in which configuration information is stored for the configuration information pertaining to the added device and then, if the configuration is not found in the ROM memory, searching a non-volatile RAM memory for the configuration information (*PnPBIOS* discloses a BIOS POST sequence in which constructs a resource map by first processing devices with statically allocated resources (see, for example, section 2.5, enumerated step 3 on pages 13-14) and subsequently performing any appropriate dynamic resource allocations (see, for example, section 2.5, enumerated step 7 on page 15)). *PnPBIOS* discloses a ROM device (Plug and Play BIOS) coupled to said processor and containing a

Art Unit: 2122

configuration table (system device configuration list consisting of system device nodes that maintain resource data for systemboard devices; see, for example, subsections 4.1 and 4.2).

PnPBIOS discloses a non-volatile, non-flashable memory device coupled to said processor and containing an extension configuration table (Extended System Configuration Data stored in NVRAM; see, for example, subsection 4.7)

As per claim 12, *PnPBIOS* discloses storing configuration information in the non-volatile RAM memory when a device is added to the computer (see, for example, section 4.7).

Conclusion


9. Any inquiry concerning this communication or earlier communications from the Examiner should be directed to Eric B. Kiss whose telephone number is (703) 305-7737. The Examiner can normally be reached on Tue. - Fri., 7:30 am - 5:00 pm. The Examiner can also be reached on alternate Mondays.

If attempts to reach the Examiner by telephone are unsuccessful, the Examiner's supervisor, Tuan Dam, can be reached on (703) 305-4552. The fax phone number for the organization where this application or proceeding is assigned is (703) 872-9306.

Art Unit: 2122

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

EBK/~~EBK~~
April 29, 2004



WEI Y. ZHEN
PRIMARY PATENT EXAMINER